The mechanisms of hot-carrier-induced linear drain current ͑I dlin ͒ degradation in a 0.35 m n-type lateral diffused metal-oxide-semiconductor transistor, operating at a nominal voltage of 12 V, is investigated. Results and analysis show that the location of hot-carrier-induced interface states varies with stress gate voltage. Stress-induced interface states located in accumulation region under polygate have little effect on I dlin degradation. As a result, interface states located in drain-side spacer region dominate I dlin degradation when interface states located in channel region are negligible. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.2894517͔
In smart power applications, high-voltage lateral diffused metal-oxide-semiconductor ͑LDMOS͒ transistors are widely used because of the compatibility to be integrated into standard low-voltage complementary MOS ͑CMOS͒ process. Due to relatively high nominal operational voltage ͑12ϳ 100 V͒, LDMOS transistors are prone to hot-carrierinduced degradation. Although hot-carrier-induced degradation of LDMOS devices has been studied, 1-8 investigation focused on the mechanism of linear drain current ͑I dlin ͒ degradation ͑increase of on resistance, R on-sp ͒ is necessary because transistors with a lower R on-sp produce smaller power consumption. In this paper, hot-carrier-induced I dlin degradation in a n-type LDMOS device is investigated. Hot-carrier stressing under a fixed drain voltage ͑V ds ͒ but various gate voltages ͑V gs ͒ is performed. Charge pumping measurement and technology computer-aided-design ͑TCAD͒ simulations ͑TSUPREM4 and MEDICI͒ are used to investigate the degradation mechanism. Results reveal that the location of hotcarrier-induced interface states has significant impact on I dlin degradation.
The n-type LDMOS transistor used in this paper is fabricated by using a standard 0.35 m CMOS compatible process. Figure 1͑a͒ shows schematic cross section of the device. As shown in Fig. 1͑a͒ , there are three regions between source and drain terminals, i.e., p-type channel region ͑L ch ͒, n-type accumulation region under polygate ͑L acc ͒, and drainside spacer region ͑L sp ͒. The gate oxide thickness of the device is 30 nm and the polygate length is 0.8 m. Operational voltage for both V ds and V gs is 12 V. To accelerate hotcarrier-induced damage, stressing under V ds = 13.2 V and various V gs ranging from 3 to 11 V for 3000 s is performed at room temperature. I dlin is measured under V ds = 0.1 V and V gs = 12 V. Threshold voltage ͑V th ͒ is extracted under V ds = 0.1 V using maximum transconductance method. During stressing, I dlin , V th , and charge pumping current 9 ͑I CP ͒ are monitored periodically. I CP is measured to extract stressinduced interface state density ͑⌬N it ͒. Figure 1͑b͒ shows the experimental setup of charge pumping measurement performed in this paper. The pulse in charge pumping measurement is applied to the gate while drain and bulk terminals are grounded. The source terminal is floating. The amplitude of the pulse is fixed at 10 V and base voltage ͑V base ͒ sweeps from −8 to 2 V under a frequency of 500 kHz. Rise and fall times of the pulse trains are 0.1 s. All experiments are performed by using Agilent 4156C and an extended pulse generator. Figure 2͑a͒ shows I dlin degradation and V th shift as a function of stress time for devices stressed under V ds = 13.2 V and V gs ranging from 3 to 11 V. Results show that a higher V gs produces more I dlin degradation. For devices stressed under V gs =3-9 V, V th shift is little ͑Ͻ5 mV͒, indicating that hot-carrier-induced damage located in L ch region is little. Most of the damage is located in L acc and L sp regions. However, V th shift is more than 10 mV when the device is stressed under V gs = 11 V, revealing that damage location moves into L ch region. It has been reported that LDMOS devices exhibiting significant Kirk effect ͑under high V ds and high V gs ͒ lead to serious I dlin degradation. 10 Bulk current ͑I b ͒ vs V gs characteristics under various V ds shown in Fig. 2͑b͒ indicate that Kirk effect is not significant in our LDMOS device because I b does not increase at high V gs ͑V gs =12 V͒. Thus, the impact of Kirk effect on device degradation is not taken into consideration in our analysis.
To investigate the degradation mechanism, Fig. 3 analyzes stress-induced increase in I CP ͑⌬I CP ͒ for the devices shown in Fig. 2͑a͒ stressed for 3000 s. Since hot-carrierinduced ⌬N it contributes to ⌬I CP when the gate pulse covers V th and flat band voltage ͑V fb ͒, location dependent V th and V fb are investigated and the results are shown in Fig. 4 . V th and V fb are obtained from well-calibrated TCAD simulations when the carrier concentration at Si/ SiO 2 interface reaches 10 14 cm −3 for electrons and holes, respectively. Note that V th and V fb drop rapidly in L sp region because of the weak gate control. Based on V th and V fb distribution obtained in Fig. 4 , ⌬I CP measured at V base = −8 V is proportional to the total ⌬N it , i.e., ⌬N it in L ch , L acc , and L sp regions because the gate pulse covers V th and V fb in all regions. Similarly, ⌬I CP mea-sured at V base = −2 V is proportional to ⌬N it located in L ch and L acc regions, while ⌬I CP measured at V base = 0.5 V is proportional to ⌬N it located in L ch region only. According to the above analysis, little ⌬I CP is observed at V base = 0.5 V for devices stressed under V gs =3-9 V, indicating that hotcarrier-induced ⌬N it is mainly distributed in L acc and L sp regions. As the stress V gs is increased to 11 V, significant ⌬I CP is observed at V base = 0.5 V, suggesting that significant ⌬N it is created in L ch region. Such a result is consistent with V th shift data in Fig. 2͑a͒ , where V th shift is greater under V gs =11 V stressing. It has been reported that I dlin degradation of conventional n-channel metal-oxide-semiconductor device is determined by total hot-carrier-induced interface states.
11 Such an argument, however, fails to explain I dlin degradation data when Figs. 2͑a͒ and 3 are compared. Specifically, the device stressed at V gs = 3 V has the least I dlin degradation; however, ⌬I CP measured at V base = −8 V is not the least. This indicates that not the total amount of ⌬N it but some critical portion of ⌬N it dominates I dlin degradation in our LDMOS devices.
To find the critical portion of ⌬N it that dominates I dlin degradation, TCAD simulations are performed. The same amount of interface states distributed in a range of 0.05 m but centered in different locations is assigned from channel to spacer edge in simulations. I dlin degradation resulted from interface states at different locations is shown in Fig. 4 . Results reveal that interface states in L sp region produce the most I dlin degradation. Interface states in L ch region also degrade I dlin but not as much as that of damage in L sp region. Interface states in L acc region produce the least I dlin degradation. Such a result can be explained as follows. Under I dlin measurement condition ͑V ds = 0.1 V, V gs =12 V͒, electrons in L acc region are strongly accumulated such that electron concentration at Si/ SiO 2 interface is very high. The high electron density screens Coulomb scattering resulted from ⌬N it in L acc region. As a result, the effect of ⌬N it in L acc region on I dlin degradation becomes less effective. 12 However, electron density at Si/ SiO 2 interface in L sp region is relatively less because of the weak gate control. Thus, the effect of ⌬N it in L sp region on I dlin degradation becomes severe. Results in Fig. 4 indicate that hot-carrier-induced ⌬N it in L sp region dominates device I dlin degradation.
To confirm the above argument, hot-carrier-induced ⌬N it located in L sp region is extracted from ⌬I CP data as follows:
where x 0 is a certain location in L sp region with x = 0 defined as the drain-side polygate edge, f is the frequency of gate pulse, and W is device width. Equation ͑1͒ represents the increase of ⌬I CP caused by ⌬N it distributed from x =0 to x 0 in L sp region. From Eq. ͑1͒, ⌬N it can be extracted as follows:
In charge pumping measurement, ⌬N it in L sp region contributes to ⌬I CP increment when V base sweeps below V fb in L sp region. Thus, the differential of V base is equal to the differential of V fb , i.e., dV base / dx = dV fb / dx. From TCAD simulation result in Fig. 4 , dV fb / dx in L sp region is roughly a constant and the value is 80.5 V / m. From I CP data, d⌬I CP / dV base at V base below −2 V is also roughly a constant under different stressing V gs . Thus, the average interface states density in spacer region ͑⌬N it-sp ͒ can be calculated from Eq. ͑2͒ as follows:
where L spacer is the length of L sp region. Figure 5 shows the relationship between device I dlin degradation and ⌬N it-sp . For devices stressed under V gs =3-9 V, a unified relationship between I dlin degradation and ⌬N it-sp is obtained. For the device stressed at V gs = 11 V, larger I dlin degradation is observed because ⌬N it in L ch region also contributes to I dlin degradation. Results in Fig. 5 confirm that when ⌬N it in L ch region is negligible, ⌬N it in L acc region is not an important factor and only ⌬N it in L sp region dominates the I dlin degradation.
In summary, mechanisms of hot-carrier-induced I dlin degradation in a n-type LDMOS transistor has been presented. Charge pumping measurement and TCAD simulations indicate that the device degradation is mainly caused by hot-carrier-induced ⌬N it . For devices stressed under V gs =3-9 V, stress-induced ⌬N it are distributed in L acc , and L sp regions. For the device stressed under V gs =11 V, ⌬N it are distributed in L ch , L acc , and L sp regions. Experimental data and TCAD simulations also reveal that ⌬N it located in L acc region has little effect on I dlin degradation, while ⌬N it located in L sp region has great impact on I dlin degradation. According to the results presented in this paper, not only the magnitude of total hot-carrier-induced ⌬N it but also the location of ⌬N it should be considered in evaluating the reliability of LDMOS transistors. 
